Globally Asynchronous Locally Synchronous FPGA Architectures
نویسندگان
چکیده
Globally Asynchronous Locally Synchronous (GALS) Systems have provoked renewed interest over recent years as they have the potential to combine the benefits of asynchronous and synchronous design paradigms. It has been applied to ASICs, but not yet applied to FPGAs. In this paper we propose applying GALS techniques to FPGAs in order to overcome the limitation on timing imposed by slow routing.
منابع مشابه
Synchronous Design Flow for Globally Asynchronous Locally Synchronous Systems
– In this paper, we introduce an efficient design flow for Globally Asynchronous Locally Synchronous systems, which can be used by designers without prior knowledge of asynchronous circuits. The design flow starts with a high-level description model of the system in Simulink and ends with a hardware implementation in an FPGA or a standard-cell ASIC. We have developed a tool in MATLAB, so that t...
متن کاملEvaluating Large System-on-Chip on Multi-FPGA Platform
This paper presents a configurable base architecture tailorable for different applications. It allows simple and rapid way to evaluate and prototype large Multi-Processor System-on-Chip architectures on multiple FPGAs with support to Globally Asynchronous Locally Synchronous scheme. It allows early hardware/software co-verification and optimization. The architecture abstracts the underlying har...
متن کاملDesign flow for Globally Asynchronous Locally Synchronous Systems using Conventional Synchronous Design Tools
– We propose a design flow for Globally Asynchronous Locally Synchronous systems, which can be used by designers without prior knowledge of asynchronous circuits. The design flow uses conventional synchronous design tools and we have developed a tool to generate and handle the asynchronous circuits in the flow. The design flow starts with high-level model of the system behavior and proceeds dow...
متن کاملImplementation of a Low-Power FPGA Based on Synchronous/Asynchronous Hybrid Architecture
This paper presents a low-power FPGA based on mixed synchronous/asynchronous design. The proposed FPGA consists of several sections which consist of logic blocks, and each section can be used as either a synchronous circuit or an asynchronous circuit according to its workload. An asynchronous circuit is power-efficient for a low-workload section since it does not require the clock tree which al...
متن کاملLP-GALS-C: A New Low-Power Globally Asynchronous Locally Synchronous Architecture for Symmetric-Key Cryptography
Internet security protocols are commonly used to provide secure connectivity over public insecure networks. Encrypting traffic, authentication and validating packets' integrity are all services provided by network security. These services implement symmetric-key cryptographic algorithms. Architectures that implement network security not only have to meet high computing demands, but they also ha...
متن کامل